EEVblog #452 – Stanford Research SR430 Teardown

Inside the Stanford Research SR430 Multi Channel Scaler Photon Counter
Unboxing video here:


Forum Topic HERE

Be Sociable, Share!

    About EEVblog

    Check Also

    EEVblog #801 – How To Design A Digital Clock

    EEVblog #801 – How To Design A Digital Clock

    The next step for Ahmed Mohamed How to design your own digital clock from 4000 ...

    • Paul

      It seems that even the fast SRAM they used were not fast enough so they had to divide them in two banks, odd and even to enable faster write rates.
      Memory interleaving was used tens of years ago also in minicomputers at board level.
      I believe today it done at the chip level to increase performance.