Author Topic: Low Dropout Voltage Regulator (LDO) Design  (Read 235 times)

0 Members and 1 Guest are viewing this topic.

Offline JYuan

  • Contributor
  • Posts: 5
  • Country: my
Low Dropout Voltage Regulator (LDO) Design
« on: December 02, 2017, 04:14:31 am »

Can anyone suggest the possible value of current source, Vref, VDD, R1, R2, Cload and Rload to me.
Because I trying to run a simulation on cadence software based on LDO design.

Techonology is 0.18um.


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo