Author Topic: Is it possible to generate a netlist in Circuit Studio?  (Read 1362 times)

0 Members and 1 Guest are viewing this topic.

Offline jmarkwolf

  • Regular Contributor
  • *
  • Posts: 99
Is it possible to generate a netlist in Circuit Studio?
« on: March 01, 2018, 06:45:53 am »
Forgive me for posting this question in other forums but I really need a solution.

Many years ago, I wrote a custom program for reporting missing test points in Altium/Protel net lists. It worked very well and used it often.

A new client has asked me to add test points to every net in a Circuit Studio design.

Now that I no longer have access to Altium I can't use my old tried and true program to report missing test points.

Is it possible to generate just a net list from a Circuit Studio SchDoc, or am I hosed?
« Last Edit: March 01, 2018, 07:03:23 am by jmarkwolf »
 

Offline jmarkwolf

  • Regular Contributor
  • *
  • Posts: 99
Re: Is it possible to generate a netlist in Circuit Studio?
« Reply #1 on: March 01, 2018, 07:13:00 am »
I may have answered my own question.

I see that I can generate a net list from the PCB side with "Tools/Netlist/Export net list from PCB". I can probably make this work.

The SCH side doesn't seem to have the equivalent command. Anyone know a work around for the SCH side?
 

Offline voltsandjolts

  • Supporter
  • ****
  • Posts: 592
  • Country: gb
Re: Is it possible to generate a netlist in Circuit Studio?
« Reply #2 on: March 01, 2018, 07:05:20 pm »
What netlist format are you looking for?

You can generate EDIF from the "Outputs" tab in the schematic editor.
 

Offline jmarkwolf

  • Regular Contributor
  • *
  • Posts: 99
Re: Is it possible to generate a netlist in Circuit Studio?
« Reply #3 on: March 02, 2018, 03:57:54 am »
Update:

Turns out the netlist file generated with PCB/Tools/Netlist/Export is the old Protel netlist format which is the exact format my custom program requires, so my missing test point program works with no modification!  :-+

It would be more convenient if this same file could be generated directly from the SCH side, but I can live with it.

I did consider looking at the EDIF and the ODB++ netlist formats and modifying my program to fit, but no need now. I just have to make sure the PcbDoc has been updated to include all components prior to exporting the netlist.

The more I use Circuit Studio, the less I miss Altium.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf