Author Topic: anyone using Parallela ? 16-core Epiphany RISC SOC + Zynq SOC (FPGA + ARM A9)  (Read 1463 times)

0 Members and 1 Guest are viewing this topic.

Online legacy

  • Super Contributor
  • ***
  • Posts: 3268
  • Country: 00
is anyone using the Parallella board ? ( 99 USD )
if so, for which project :D ?
the Bunker is open!
 

Offline helius

  • Super Contributor
  • ***
  • Posts: 2503
  • Country: us
Be aware that there is a design error on the board; the designers failed to correctly consider inrush currents (as taught in Linear Technology's AN88) and as a result they are easily damaged.
 

Online blueskull

  • Supporter
  • ****
  • Posts: 10173
  • Country: cn
  • Power Electronics Guy
If I am to find a platform with highest GFLOPS per buck, I would use a consumer chip with OpenCL support, such as LattePanda.
The unified memory structure makes memory addressing between coprocessor and CPU not that hard to do anymore.
SIGSEGV is inevitable if you try to talk more than you know. If I say gibberish, keep in mind that my license plate is SIGSEGV.
 

Online legacy

  • Super Contributor
  • ***
  • Posts: 3268
  • Country: 00
Be aware that there is a design error on the board

has been fixed in the last releases ?
the Bunker is open!
 

Online thm_w

  • Frequent Contributor
  • **
  • Posts: 808
  • Country: ca
The psu chip used has a max Vin of 6.5V:
http://www.intersil.com/content/dam/Intersil/documents/isl9/isl9305h.pdf
http://www.intersil.com/content/dam/Intersil/documents/isl9/isl9307.pdf

AN88 posted lists an example of over 2x voltage being applied. So this chip could presumably get over 10V.
Schematic is listed as Rev 1 still. So it seems like it was not fixed?

Would be possible to add a TVS across C237: http://www.parallella.org/docs/parallella_schematic.pdf
 

Offline bktemp

  • Super Contributor
  • ***
  • Posts: 1623
  • Country: de
Adding a TVS could work, but the transition of most TVS diodes is too soft for such a small voltage difference (5V->6.5V). The inrush current can easily >10A and the TVS must be able to limit the voltage at this current.
But there is a much easier solution: Just add an electrolytic capacitor of about 10x the value of the ceramic capacitor. Its ESR will dampen any overshoots.
 

Offline ebclr

  • Super Contributor
  • ***
  • Posts: 1633
  • Country: 00
I bought basically to play with the Zynq SOC, it's the cheapest , and util now no problem, it's used only to research on FPGA
 

Online legacy

  • Super Contributor
  • ***
  • Posts: 3268
  • Country: 00
ummm, I'd like to port my SoftCore on the FPGA, too
but I'd also like to play with the Epiphany SoC  :D
the Bunker is open!
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf