Test Bench first approach

[TonyStarkPE]

I was wondering on the outcomes of doing a test bench before implementation for an (VHDL, Verilog, etc) project. Is this feasible for a hierarchical project with a number of files? What are other more efficient test-driven approaches to a FPGA project?