Tutorial or information regarding DDR2 PHY on Max 10 FPGA

[Boscoe]

Hi all,

I'm thinking of buying the following dev kit for the DDR" memory: https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-max-10m50-evaluation.html

I can;t find any example projects for this dev kit or any information regarding configuring the LPDDR2 on board. The SOPC builder for the PHY in Quartus is pretty scary. Does anyone have any nice accessible docs or websites for such a thing?

Thanks
Boscoe

[Scrts]

This one should help:
https://cloud.altera.com/devstore/platform/16.0.0/Standard/mipi-csi2-rxtx-with-passive-d-phy/