Hello,
first of all:
1) What FPGA board are you using?
2) What software for syntesis are you using?
3) What errors you have?
4) Show code of your project
I am assuming that you are aware of fact that "user constraint file - ucf, xdc" for used FPGA ICs is needed (someone have to modify/create it for particular FPGA board).
Regards