Author Topic: Decoupling, Impedance Vs Frequency  (Read 2177 times)

0 Members and 1 Guest are viewing this topic.

Offline electosleepyTopic starter

  • Contributor
  • Posts: 48
  • Country: au
Decoupling, Impedance Vs Frequency
« on: August 19, 2016, 12:15:44 pm »
If at high frequencies current follows the path of least impedance, does that mean that in the attached picture if I had noise with a 70-90 Mhz frequency component the current would travel through the 0.01uF capacitor to ground? Would it travel through the other capacitors but not as effectively as they are of higher impedance at 70-90 Mhz frequency when compared to the 0.01uF capacitor.
 

Offline bobaruni

  • Regular Contributor
  • *
  • Posts: 156
  • Country: au
Re: Decoupling, Impedance Vs Frequency
« Reply #1 on: August 19, 2016, 12:37:53 pm »
Yes It would travel through all of the capacitors, the current would get split up into the caps based on their resistance at that frequency.
In this situation, think of the caps as frequency dependant resistors, calculate the current as you would with multiple resistors. in parallel.
But remember the graph is a generalisation, some caps might be lower in value but have a higher ESR at a specific frequency depending on quality and construction (material type).
Also, resonance and standing waves may come into play in real capacitors but it's hard to measure or even calculate at high frequencies.
« Last Edit: August 19, 2016, 12:54:37 pm by bobaruni »
 

Offline rstofer

  • Super Contributor
  • ***
  • Posts: 9930
  • Country: us
Re: Decoupling, Impedance Vs Frequency
« Reply #2 on: August 19, 2016, 02:06:09 pm »
Try this video:



It gets pretty complicated but, yes, the low value ceramic capacitors are more effective at higher frequencies.
 

Offline T3sl4co1l

  • Super Contributor
  • ***
  • Posts: 22295
  • Country: us
  • Expert, Analog Electronics, PCB Layout, EMC
    • Seven Transistor Labs
Re: Decoupling, Impedance Vs Frequency
« Reply #3 on: August 19, 2016, 02:33:24 pm »
Not enough to care.

Using multiple values can make things worse, because each pair of capacitors has an antiresonance (impedance peak) between valleys.  In the video, Dave does not draw this correctly.  The impedance of a parallel group is not simply max(Z1, Z2, ..., Zn).

Correct design process is not to ask "which is better", but to synthesize the network based on the requirements.  Whatever the maximum impedance required is, that determines first of all how much stray inductance you can have from pin to the first bypass cap.  Then the value of that cap, and the stray to the next, and so on.  Conversely, an existing network (layout) can be approximated as trace lengths, and simulated to measure its impedance.

Most often, you will have a sequence of series trace lengths, and parallel bypass capacitors: a ladder network, which implements a low-pass filter, or lumped-element transmission line.  Which therefore has a definite characteristic frequency and impedance.  Impedance matching applies, so that real loss resistance must be provided (usually at one or both ends of the chain) to dampen the network.

Normally, you use large capacitors to provide the damping, but contrary to popular interpretation, the values are not large because they store energy.  Indeed, the energy stored in those 'bulk' capacitors has very little relevance at all in the impedance of the network!  The real purpose is to provide damping, through internal ESR.  Tantalum capacitors are most suitable for this, because their ESR is convenient and stable.  Electrolytics are good too, but because their ESR varies with temperature and age, they aren't as good.  Ceramic and polymer* capacitors have very low ESR, so you often need to add explicit ESR (a resistor) in series with them for best results.

*Polymer types (in both aluminum and tantalum varieties) are available with modest ESR, but by and large, the most common types have very low ESR (under 100mohm), which means they are only suitable for very low impedance networks, like low voltage, high current, processor-core supplies, with careful layout accordingly.

Any added inductance in the network needs the same consideration, for the same reasons.  Simply adding a ferrite bead and ceramic bypass cap can make things considerably worse at a modest frequency (a few MHz, usually), worse than simply leaving the supply unfiltered.  Again, the best option is usually a one-two punch: low ESR ceramic bypass, with a larger value, lossy tantalum (or ceramic + R) in parallel with it.

Tim
Seven Transistor Labs, LLC
Electronic design, from concept to prototype.
Bringing a project to life?  Send me a message!
 
The following users thanked this post: tatus1969

Offline danadak

  • Super Contributor
  • ***
  • Posts: 1875
  • Country: us
  • Reactor Operator SSN-583, Retired EE
Re: Decoupling, Impedance Vs Frequency
« Reply #4 on: August 19, 2016, 06:52:59 pm »
Read carefully the datasheet to aid in selecting the caps. Not all 100 uF 10V caps,
as an example, perform the same. They can be wildly disparate in their performance
and specs.

A good approach to looking at noise is a simple DSO scope set to infinite persistence,
probing at the supply rails and other points in the layout. Crude but effective. Will
give you pk-pk noise display as you try different caps and routing.

Of course a full up network analyzer/receiver is another, but usually beyond many labs
budgets. More crucial if you are trying to meet FCC specs and the like for EMI.

Regards, Dana.
Love Cypress PSOC, ATTiny, Bit Slice, OpAmps, Oscilloscopes, and Analog Gurus like Pease, Miller, Widlar, Dobkin, obsessed with being an engineer
 

Offline grouchobyte

  • Regular Contributor
  • *
  • Posts: 244
  • Country: cn
Re: Decoupling, Impedance Vs Frequency
« Reply #5 on: August 19, 2016, 07:03:45 pm »
TDK have some good information and interesting notes..... :-/O

https://product.tdk.com/info/en/products/emc/guidebook/index.html

@grouchobyte
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf