Author Topic: How repeatable is sample-to-sample Delta Sigma ADC timing?  (Read 846 times)

0 Members and 1 Guest are viewing this topic.

Offline 741Topic starter

  • Frequent Contributor
  • **
  • Posts: 386
  • Country: gb
    • Circuit & PCB Design (small PCB quantities OK)
How repeatable is sample-to-sample Delta Sigma ADC timing?
« on: March 02, 2018, 05:45:36 pm »
I get the impression that there seems to be uncertainly over 'when' a sample is taken with delta sigma.

Basically I need precise sample-to-sample timing, 240 SPS or better. How can I work this out from a typical DS?

Online MasterT

  • Frequent Contributor
  • **
  • Posts: 785
  • Country: ca
Re: How repeatable is sample-to-sample Delta Sigma ADC timing?
« Reply #1 on: March 02, 2018, 07:24:37 pm »
Depends on a part number. Microchip says for MCP3422 & MCP3550 there is no timing to settle Sinc filter, so basically its easy to use. Sample is timestamped  at the request. But TI and almost anyone else specify in DS 5-6 samples to settle Sinc. TI has app. note on this matter.  http://www.ti.com/lit/an/slyt264/slyt264.pdf
 

Offline danadak

  • Super Contributor
  • ***
  • Posts: 1875
  • Country: us
  • Reactor Operator SSN-583, Retired EE
Re: How repeatable is sample-to-sample Delta Sigma ADC timing?
« Reply #2 on: March 03, 2018, 08:49:52 pm »
Do you need resultant to be in synch or the time the S/H in A/D takes its sample ?


Regards, Dana.
Love Cypress PSOC, ATTiny, Bit Slice, OpAmps, Oscilloscopes, and Analog Gurus like Pease, Miller, Widlar, Dobkin, obsessed with being an engineer
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf