EEVblog Electronics Community Forum

Electronics => PCB/EDA/CAD => Altium Designer => Topic started by: TheUnnamedNewbie on June 29, 2021, 11:20:58 am

Title: Altium DRC: Hole-to-hole between microvias on different layers
Post by: TheUnnamedNewbie on June 29, 2021, 11:20:58 am

Altium keeps flaggin my RF footprints. Why? It has a M2->M3 via that is semi-overlapping with an M3->M4 via. The manufacturer has confirmed that this is fine for them, there is no rule with regards to vias on different layers.

How do I make Altium drop this without removing my hole-to-hole clearance rule, and replacing it with a separate rule for each substrate layer?

Title: Re: Altium DRC: Hole-to-hole between microvias on different layers
Post by: Pseudobyte on July 01, 2021, 02:35:04 pm

Do you have this box checked?

(https://i.imgur.com/OGPopEK.png)