EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
PCB/EDA/CAD
»
Altium Designer
»
FunFact - clearance constraint between blind via and Fullstack Pad
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: FunFact - clearance constraint between blind via and Fullstack Pad (Read 1102 times)
0 Members and 1 Guest are viewing this topic.
Kanc1erz
Contributor
Posts: 24
Country:
Being a noob the whole life :)
FunFact - clearance constraint between blind via and Fullstack Pad
«
on:
June 05, 2019, 09:34:31 am »
Hello, I observed that TH Pad and blind Via has a clearance constraint even when the blind via is only on BottomLayer + one layer above and TH Pad is on TopLayer (on all other layers that pad has smaller size), as in the screenshot below
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
PCB/EDA/CAD
»
Altium Designer
»
FunFact - clearance constraint between blind via and Fullstack Pad
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee