EEVblog Electronics Community Forum

Electronics => Beginners => Topic started by: khatus on September 06, 2020, 09:00:20 pm

Title: 3-Φ phase reversal detection logic
Post by: khatus on September 06, 2020, 09:00:20 pm

(https://i.ibb.co/phQW79k/PDFto-JPG-me-20.jpg) (https://ibb.co/wc7Jkx2)

(https://i.ibb.co/kQ0CXRQ/PDFto-JPG-me-21.jpg) (https://ibb.co/6gbCF3g)

hello guys this the flow chart for 3-Φ phase reversal detection.My question is why they use the logic

if captured time(T) in between 3 mesc and 8 msec ???
Is that for (3+8)/2 = 5.5 msec??

It is not clear to me.

In my country the frequency is 50Hz so what should i take??
Can i take 4msec and 9.32 msec?? So that (4+9.32)/2 gives 6.66 msec??

Title: Re: 3-Φ phase reversal detection logic
Post by: ledtester on September 06, 2020, 09:31:13 pm

Let's consider a 60 Hz system.

In one direction the time between the L2 and L3 zero-crossings will be close to 5.5ms.

In the opposite direction the time will be 16.66 - 5.5ms = about 11ms.

So if you allow a 3 to 8 ms window you will comfortably discriminate between the phases going one way versus the opposite way.

For 50 Hz the times are 6.66ms vs. 20ms - 6.66 = 13.3ms. Again, the 3 to 8 ms window allows for some variance in timing while still giving a large margin for telling the difference between the forward and reverse modes.