EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
Beginners
»
Derivation of stability criterion for type 3 digital PLL
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: Derivation of stability criterion for type 3 digital PLL (Read 778 times)
0 Members and 1 Guest are viewing this topic.
promach
Frequent Contributor
Posts: 878
Country:
Derivation of stability criterion for type 3 digital PLL
«
on:
November 23, 2018, 04:32:40 am »
Could anyone help to derive the following expression (4.23) which is the stability criterion for type 3 digital PLL ?
Note: Screenshots are taken from Floyd Gardner's book : Phaselock Techniques 3rd Edition
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
Beginners
»
Derivation of stability criterion for type 3 digital PLL
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee