### Author Topic: Help Understanding my JFET amplifier  (Read 2437 times)

0 Members and 1 Guest are viewing this topic.

#### tron9000

• Frequent Contributor
• Posts: 421
• Country:
• Still an Electronics Lab Tech
##### Help Understanding my JFET amplifier
« on: January 13, 2017, 10:18:37 am »
Morning all.

I've been playing around with JFETs in TINA TI in order to refresh my memory and managed to build this amplifier circuit (file see attached-schematic below):

and obtain the bode plot as shown below:

As you can see (ignoring the hump in the roll off at about 1kHz)) I get about 19dB gain between 10kHz and 1MHz, which is what I was aiming for (some gain between 10kHz & 1MHz)

The problem I have is that Id = 6.68mA, Vgs = -1V & Vds = 5.52V and From looking at figure 3 on the datasheet(http://www.farnell.com/datasheets/2172091.pdf?_ga=1.96281884.1080831287.1470060388), that these values do not appear to match any of the curves on that table?

I'm quite confused as I was hoping to prove this correct. Have I done something daft? or even misunderstood something?

The method I used to calculate these values was to set the Vgs Bias to half the pinchoff voltage and set R1 using the approximation that Vgs=Id*Rs and equating Id=Ids=Idss(1-(Vgs/Vp))2 - Schokly's Equation

Then, with a supply voltage of 12V I ideally wanted Vd = 6V and calculated R2 using ohms law.

C3 was adjusted till the desired roll off was acquired.

Another question: I realise the method I've described above doesn't really allow you to design the amp to a specific gain. Is there a correct way to design with a specific gain? Also id the maximum gain dictated by the JFET's maximum transconductance?

cheers for any advice and help
« Last Edit: January 13, 2017, 10:24:12 am by tron9000 »
"If you're green you can only ripen. If you're ripe you can only rot!"

#### eblc1388

• Regular Contributor
• Posts: 213
• Country:
##### Re: Help Understanding my JFET amplifier
« Reply #1 on: January 13, 2017, 11:59:56 am »
My suggestion is to measure the physical characteristic of the JFET in your hand first before designing any circuit, rather than base solely on the data given in the datasheet. JFET characteristic has a very large spread.

I am surprised to find out the IDss characteristic of my batch of J112 from RS-Online UK. I even wonder if there was something wrong with my test. However, after testing fifteen samples, I started to believe that was typical what I have on hand.

I attach test result of three random samples I have tested. They all have IDss > 40mA.

The following users thanked this post: tron9000

#### tron9000

• Frequent Contributor
• Posts: 421
• Country:
• Still an Electronics Lab Tech
##### Re: Help Understanding my JFET amplifier
« Reply #2 on: January 13, 2017, 12:25:02 pm »
whats the test setup for obtaining those curves?
"If you're green you can only ripen. If you're ripe you can only rot!"

• Super Contributor
• Posts: 1875
• Country:
• Reactor Operator SSN-583, Retired EE
##### Re: Help Understanding my JFET amplifier
« Reply #3 on: January 13, 2017, 01:00:55 pm »
The datasheet graphs typically come from the Production Engineer/Designer characterizing
some samples. Specs vary a lot, some instances 100's of percent, one device to another.
Although a specific lot of devices may have close agreement as they come from the same
wafer run.

To design for G start here (google "jfet amplifier gain analysis") :

https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-101-introductory-analog-electronics-laboratory-spring-2007/study-materials/jfet.pdf

Basically choose G, then backtrack to establish needed Gm which will then establish
Id then leads to Rl, Rs, Bias. Its an iterative process to some extent. Note if you look
at the Gm equation it has a stong dependence on Idss, Vgssoff, which you cannot
control unless you stipulate in procurement an Idss and Vgs range. This is impractical
these days unless you are talking about zillions of parts and/or large price adders.

Just one of the reason using an OpAmp circuit where very high available Aol allows,
with fdbk, accurate G setting.

Regards, Dana.
« Last Edit: January 13, 2017, 01:18:24 pm by danadak »
Love Cypress PSOC, ATTiny, Bit Slice, OpAmps, Oscilloscopes, and Analog Gurus like Pease, Miller, Widlar, Dobkin, obsessed with being an engineer

The following users thanked this post: tron9000

#### tron9000

• Frequent Contributor
• Posts: 421
• Country:
• Still an Electronics Lab Tech
##### Re: Help Understanding my JFET amplifier
« Reply #4 on: January 13, 2017, 01:20:37 pm »
just so I don't confuse terminology.

Is Vgssoff = Vp (pinchoff voltage?)
"If you're green you can only ripen. If you're ripe you can only rot!"

• Super Contributor
• Posts: 1875
• Country:
• Reactor Operator SSN-583, Retired EE
##### Re: Help Understanding my JFET amplifier
« Reply #5 on: January 13, 2017, 01:25:42 pm »
Note one way of handling fixed G problem for a signal path is AGC solution,
but that has its own benefits/burdens.

Regards, Dana.
Love Cypress PSOC, ATTiny, Bit Slice, OpAmps, Oscilloscopes, and Analog Gurus like Pease, Miller, Widlar, Dobkin, obsessed with being an engineer

#### eblc1388

• Regular Contributor
• Posts: 213
• Country:
##### Re: Help Understanding my JFET amplifier
« Reply #6 on: January 13, 2017, 02:26:18 pm »
whats the test setup for obtaining those curves?

The setup operates under Agilent VISA COM library control vs USB and GPIB connected instrument.

USB connected Rigol Signal Generator DG1022 providing DC gate drive and GPIB connected HP6632B power supply for VDS.  JFET Id Current value is read back from HP6632B. All instrument control, measurement and curve plotting happens inside Excel. It took about five minutes to obtain a characteristic plot of 384 data points.

#### tron9000

• Frequent Contributor
• Posts: 421
• Country:
• Still an Electronics Lab Tech
##### Re: Help Understanding my JFET amplifier
« Reply #7 on: January 13, 2017, 02:38:38 pm »
say I don't have access to that kind of kit at home. can I just set a negative supply across Vgs and turn up Vds and observe and record current on DMM?
"If you're green you can only ripen. If you're ripe you can only rot!"

#### eblc1388

• Regular Contributor
• Posts: 213
• Country:
##### Re: Help Understanding my JFET amplifier
« Reply #8 on: January 13, 2017, 03:00:02 pm »
say I don't have access to that kind of kit at home. can I just set a negative supply across Vgs and turn up Vds and observe and record current on DMM?

Sure you can. It is exactly how I did to test my JFETs.

The following users thanked this post: tron9000

#### tron9000

• Frequent Contributor
• Posts: 421
• Country:
• Still an Electronics Lab Tech
##### Re: Help Understanding my JFET amplifier
« Reply #9 on: January 13, 2017, 03:22:01 pm »
just making sure the method I had in my head was correct.