| Electronics > Beginners |
| Drill pairs for 4 layer PCB |
| << < (3/5) > >> |
| mikeselectricstuff:
A significant issue is that through vias always take up pad space on both surfaces regardless of whether you are making a connection on the layer, and this is often the first limiting factor you hit on component density. Most PCB manufacturers won't let you shrink the unused surface via rings to reduce the space used, presumably as it messes up their plating and/or test processes. You need to compare the cost of going to smaller line/hole sizes with that of using buried or blind vias |
| ZeroResistance:
--- Quote from: mikeselectricstuff on July 08, 2019, 09:39:00 am ---The PCB software should take care of that - the plane will have a net associated with it, and if a via is connected to that net, it will join it to that plane, otherwise it will create clearance around it. I'm sure different PCB software packages have slightly different ways of dealing with this. --- End quote --- Ok, I get it now, it depends on the NET then... I need to find how to assign nets to the internal planes then. |
| thinkfat:
--- Quote from: ZeroResistance on July 08, 2019, 10:13:16 am --- --- Quote from: mikeselectricstuff on July 08, 2019, 09:39:00 am ---The PCB software should take care of that - the plane will have a net associated with it, and if a via is connected to that net, it will join it to that plane, otherwise it will create clearance around it. I'm sure different PCB software packages have slightly different ways of dealing with this. --- End quote --- Ok, I get it now, it depends on the NET then... I need to find how to assign nets to the internal planes then. --- End quote --- If you use copper pours for the internal planes (which is what you typically do) you won't be able to do them without a net assigned anyway. If you use an Altium PCB software, Designer or their free CircuitMaker and want to use JLCPCB as the board house, be advised to set the layer type of the internal layers to "signal". Otherwise the generated Gerbers will not be compatible with their processing. |
| ZeroResistance:
--- Quote from: thinkfat on July 08, 2019, 11:02:39 am --- If you use copper pours for the internal planes (which is what you typically do) you won't be able to do them without a net assigned anyway. If you use an Altium PCB software, Designer or their free CircuitMaker and want to use JLCPCB as the board house, be advised to set the layer type of the internal layers to "signal". Otherwise the generated Gerbers will not be compatible with their processing. --- End quote --- Didn't know that internal planes are generally copper pours, I guess the software does the planes for you, and you don't need to do any pours. Thanks for the info regarding JLPCB. |
| TheHolyHorse:
--- Quote from: ZeroResistance on July 08, 2019, 11:21:18 am ---Didn't know that internal planes are generally copper pours, I guess the software does the planes for you, and you don't need to do any pours. Thanks for the info regarding JLPCB. --- End quote --- It won't just magically know that you want a copper pour, you're gonna have to specify the area, net and layer that you want the pour on. |
| Navigation |
| Message Index |
| Next page |
| Previous page |