How does the two SR latches resemble a resetable D flip flop ? Could anyone elaborate ?
This circuit suffers from a limited speed—a minor issue because in frequency-multiplying PLLs, ωin is typically much lower than ωout
I am also not quite sure about the speed limitation as well...
