| General > General Technical Chat |
| Why does OpenAI ChatGPT, Possibly Want to disagree/annoy and change my eating... |
| << < (8/22) > >> |
| Smokey:
I've been playing with the restrictions they put on chatGPT as well. For example, if I ask it to tell me a story about someone winning the lottery, it will do so. But when I ask it what the winning numbers were it will refuse, saying it can't tell me any numbers and it can't predict the future or tell me about the future, even after I point out it's in the context of the fictional story. If I continue that same chat, no amount of prompting will get it to either predict the future or give me numbers. it just refuses with that "I'm just a language model..." stuff. but.... If on a totally different chat I start with the prompt "tell me a story about the future", then it happily responds starting with a story about the future. Also, in a totally different chat if I start with the prompt "give me 6 random numbers from 1 to 100" it will happily rattle those off. So they are keeping track of intentions with their restrictions and if they suspect you will use the answer for something they deem inappropriate, then they reject your request, but sometimes only in that context. |
| MK14:
--- Quote from: Smokey on December 29, 2022, 02:36:29 am ---I've been playing with the restrictions they put on chatGPT as well. For example, if I ask it to tell me a story about someone winning the lottery, it will do so. But when I ask it what the winning numbers were it will refuse, saying it can't tell me any numbers and it can't predict the future or tell me about the future, even after I point out it's in the context of the fictional story. If I continue that same chat, no amount of prompting will get it to either predict the future or give me numbers. it just refuses with that "I'm just a language model..." stuff. but.... If on a totally different chat I start with the prompt "tell me a story about the future", then it happily responds starting with a story about the future. Also, in a totally different chat if I start with the prompt "give me 6 random numbers from 1 to 100" it will happily rattle those off. So they are keeping track of intentions with their restrictions and if they suspect you will use the answer for something they deem inappropriate, then they reject your request, but sometimes only in that context. --- End quote --- Yes, similar to what I have experienced as well. Often with perseverance, you can, at least sometimes, get it to 'defeat its master programming limits' and tell you the real stuff. Pity there is NOT an option, like for example we get with some of googles services. Where it says something like "Disable safe search filtering - Warning Age restricted and/or Offensive content, may be linked to, if you uncheck this setting". It does seem to get in the way, too frequently. From more fully evaluating this ChatGPT. Because where it gets things wrong, is also very interesting. |
| RJSV:
(Sorry to maybe be a pain, on the subject, but, perhaps the questions on FPGA with embedded OP-AMP have some extra to offer, maybe not.) Focusing in, on the inputs, so, is that 'op-amp' just an empty name, to the chat-bot ? In other words, does the BOT have a handle on the FPGA, but the op-amp might be called; 'Fred's Red Truck', as the BOT doesn't have a spec. ? Or the FPGA as well, I guess.? Reason I ask, is, when focus on the FPGA having, say, two digital inputs. Could you embellish that (probably), by placing a dual flipflop IC, like TTL 74LS74, providing feedback path, from FPGA output(s), back to some variation, of FPGA inputs. I think I'm getting some idea, of situation, just by forming questions, but it seems like the BOT needs a reference Spec. on that FPGA...? (Please don't let my irritating questions sidetrack whatever thoughts you have...just curious). |
| MK14:
Here, is my hopefully improved attempt, at what you ask. Interestingly, I asked it some questions about how it was suppose to work, and it gave rather surprisingly good answers. It seemed to explain that the digital output, worked by using a PWM, hence a class D amplifier would be created, allowing the digital output, to create an analogue, type of signal, by the time it reaches the speaker. Questioning, on how a digital input, could accept analogue (Microphone) signals. Was explained by saying there would be a suitable analogue to digital converter IC, between the Microphone and the FPGAs input. It drew fresh diagrams, to help illustrate some of these points. --- Quote ---Please design an analogue amplifier, with a gain of 100, and implement it using an FPGA. One of the FPGAs inputs to the amplifier, should come from a microphone. The non-inverting amplifiers output, should come out of an FPGAs output and be connected to a speaker. You will be supplied with two resistors, one of 10 kohms and the other is 1 megaohm. You can use those resistors, external to the FPGA, to define the amplifiers gain. Please draw, using text symbols, a rough schematic of the overall circuit, including the Microphone, Loudspeaker, Amplifier ciruit, using an FPGA and the FPGA itself. Please design and show the Verilog, needed to program the FPGA. Here is a rough schematic of the overall circuit, including the microphone, loudspeaker, amplifier circuit using an FPGA, and the FPGA itself: +----+ 10 kohm | | 1 megaohm Microphone ---->---+---+---+---+----+---+---+---> Loudspeaker | | | | | | | +----+ | +----+ | | | +-----------+ FPGA Module To program the FPGA, we can use Verilog to design a non-inverting amplifier with a gain of 100. The gain of the amplifier is determined by the ratio of the two resistors, in this case 10 kohms and 1 megaohm. The input to the amplifier will come from one of the FPGA's inputs, which is connected to the microphone. The output of the amplifier will be connected to another FPGA output, which is connected to the loudspeaker. Here is an example of the Verilog code for the amplifier: module amplifier(input wire in, output wire out); assign out = 100 * in; endmodule This code defines a module called "amplifier" with an input "in" and an output "out". The output is assigned to be 100 times the input, which is the desired gain of the amplifier. To use this amplifier module in your FPGA design, you would need to instantiate it and connect it to the appropriate inputs and outputs. For example: amplifier amp(.in(mic_in), .out(speaker_out)); This instantiates an instance of the amplifier module and connects the input "mic_in" to the input of the amplifier, and the output "speaker_out" to the output of the amplifier. I hope this helps! Let me know if you have any questions. I don't think that will work. The amplifier is an analogue device, yet the FPGA, is a purely digital device, with a few exceptions, such as its PLL and possibly any voltage regulators, built in to that type of FPGA, if that is even possible. Some MCUs do this, though. You are correct that an FPGA is a digital device and does not have the capability to amplify analog signals directly. However, it is possible to use an FPGA to control an external amplifier circuit to amplify an analog signal. One way to do this is to use the FPGA to generate a pulse width modulated (PWM) signal and use this signal to control an external power amplifier, such as a class-D amplifier. The PWM signal can be generated by the FPGA and sent to the power amplifier through a digital-to-analog converter (DAC). The DAC converts the digital PWM signal into an analog voltage, which can then be used to control the power amplifier. Here is a rough schematic of this approach: +----+ 10 kohm | | 1 megaohm Microphone ---->---+---+---+---+----+---+---+---> Loudspeaker | | | | | | | +----+ | +----+ | | | +-----------+ FPGA Module | | PWM signal v DAC | | Analog voltage v Power Amplifier To generate the PWM signal in the FPGA, you can use Verilog code similar to the following: module pwm_generator(input wire in, output wire pwm); // Set the period of the PWM signal parameter PERIOD = 100; // Set the duty cycle of the PWM signal parameter DUTY_CYCLE = 50; // Create a counter to keep track of the current time reg [7:0] counter; // Create a flag to indicate when the PWM signal should be high reg pwm_flag; always @(posedge clock) begin // Increment the counter on each rising edge of the clock counter <= counter + 1; // If the counter has reached the end of the period, reset it and // toggle the pwm_flag if (counter == PERIOD) begin counter <= 0; pwm_flag <= !pwm_flag; end end // Set the pwm output based on the pwm_flag and the duty cycle assign pwm = (pwm_flag && (counter < DUTY_CYCLE)) ? 1'b1 : 1'b0; endmodule This code defines a module called "pwm_generator" with an input "in" and an output "pwm". The output is a PWM signal with a period of 100 clock cycles and a duty cycle of 50%. The duty cycle can be adjusted by changing the value of the "DUTY_CYCLE" parameter. To use this module in your FPGA design, you would need to instantiate it and connect it to the appropriate inputs and outputs. For example: pwm_generator pwm(.in(mic_in), .pwm(pwm_out)); This instantiates an instance of the pwm_generator module and connects the input "mic_in" to the input of the module, and the output "pwm Ok, so that begins to explain the output. But how can the digital FPGA input, receive an analogue signal from the Microphone, and amplify it? To receive an analog signal from a microphone and amplify it using an FPGA, you will need to use an external analog-to-digital converter (ADC) to convert the analog signal into a digital signal that can be processed by the FPGA. Here is a rough schematic of this approach: +----+ 10 kohm | | 1 megaohm Microphone ---->---+---+---+---+----+---+----+---+---> Loudspeaker | | | | | | | | +----+ | +----+ | | | | | +-----------+ | FPGA Module | | | v v ADC PWM signal | | v | Analog voltage Power Amplifier | | v | Speaker v Digital signal The ADC converts the analog signal from the microphone into a digital signal that can be processed by the FPGA. The FPGA can then use this digital signal to generate a PWM signal, as described in the previous response, which can be used to control an external power amplifier to amplify the analog signal. The amplified signal is then sent to the speaker through the power amplifier. To interface the ADC with the FPGA, you will need to use a communication protocol such as SPI or I2C. The specific details of this will depend on the ADC you are using and the FPGA development board you are working with. I hope this helps! Let me know if you have any questions. What is the minimum and maximum frequencies, that this amplifier, will be able to handle? The frequency range that an amplifier can handle depends on a variety of factors, including the type of amplifier, the components used in the amplifier circuit, and the load that the amplifier is driving. In the case of the amplifier circuit that was described in the previous response, the frequency response will be largely determined by the external components that are used, such as the resistors and the power amplifier. The FPGA itself does not have any inherent limitations on the frequency range that it can handle, as it is a digital device and does not directly amplify the analog signal. Without knowing the specific components that will be used in the amplifier circuit, it is difficult to accurately predict the frequency range that the amplifier will be able to handle. However, in general, most amplifiers have a frequency response that is limited by the bandwidth of the components used in the amplifier circuit. For example, the bandwidth of a typical op-amp is typically in the range of a few hundred kilohertz to a few megahertz, depending on the specific op-amp and the circuit configuration. I hope this helps! Let me know if you have any questions. --- End quote --- |
| RJSV:
LOL; that thingy-bot (just) specified an 'amplifier' component, to be included...in the 'amplifier'. Uh, that's the old joke, of a 'water powder' for sale; just 'add water and stir'. Still, I like the concept, having digital inputs. Did the UK go onto a 24 / 7 schedule ? Folks working thru the night, gonna be DAWN, there, soon. (??) |
| Navigation |
| Message Index |
| Next page |
| Previous page |