In that last post; sorry, forgot to mention, in that item list, for documenting new innovation / invention, forgot to say that, having some misc. novel items to describe, say 'A, B, C', but needing other items ('G, H, I'), to already be detailed, in order to fit into describing item 'C'. However, that can be similar in reverse...that is, you might also need a near-finished detailed description, of 'A, B, & C', in order to complete the details, on 'G, H, & I', a cross-blocked scenario that gets resolved only by means of more gradual, and less nuanced steps, of design.
In the current diagram, I've shown another sub-topic details, for the ability to use conventional rightward shifting, of optical signal BUS 'lanes' or beam conduits.
Idea is for a 'calling' routine, to enter with having an index, for counting loops, or for simple in-line iterations
but where only passive functions can occur, without conditional testing, generally of index going to zero value.
(Pls also see diagram enclosed), showing a '5' upon entry, to be decremented in steps, down to zero.
After 4 rightward 'bit flag' shifts you've gotten ALL of the light beam's amplitude, (that's '5', total), into the final, or 'bit flag 0' position.
But problem is, that digital WORD must be shifted rightward, every time, unconditionally, as long as loop is active (or in-line code, for case of un-rolled or explicitly separate loop contents.)
That would be able, of course, to activate a digital '1' into the carry / borrow flag, (off to the right of data word), but index decrement ending will need to set that carry bit flag only, exclusively, upon ending, the index count, (not on every iteration).
By including a second register, it is possible to get that carry / borrow flag shifting also, and in-sync with the main word being decremented. So you've then gotten a conditional flag, upon completion (index = 0), which, in this example, is a digital 'one', but also, the option exists to use a negative logic flag, having that be shifted over to create your terminating flag...this time as a digital 'zero' getting shifted into the carry / borrow signal path or conduit.
Actually, an inverter-like negative logic signal like that is a very valuable feature, on occasion, especially when operating the logic without explicit inverter functions.
You might note that in diagram I've also featured having an accumulation, of beam amplitude, into the very first column (labeled signal 0). That's a helpful option, but not necessary for getting the 'loop' iteration ending, in status flag form.
It might be helpful to note; either decrement type and format looks workable...although the 'analog' indexes don't resolve straight down to INTEGER results, like this shifting of digital integer values does.