Author Topic: How to avoid many DRC width errors when panelizing ?  (Read 1637 times)

0 Members and 1 Guest are viewing this topic.

Offline JacquesBBB

  • Frequent Contributor
  • **
  • Posts: 784
  • Country: fr
How to avoid many DRC width errors when panelizing ?
« on: September 26, 2015, 09:38:45 am »
Dear All,

I am trying to cramp as much design I can in a 100mmx100mm PCB  to reduce costs.
I have properly made  each  design with no  DRC errors,
and then used the panelized ulp procedure to made the designs adequate for panelizing.

But when I import several on them in my 100mmx100mm  new board design,
I got a huge amount of width errors, whatever the option I take.

Can you help ?

Thanks
 

Offline Karel

  • Super Contributor
  • ***
  • Posts: 1401
  • Country: 00
Re: How to avoid many DRC width errors when panelizing ?
« Reply #1 on: September 27, 2015, 01:48:17 pm »
You'll get more and better help if you post your questions in the official Cadsoft Eagle forum: http://www.element14.com/community/community/cadsoft_eagle/forums/

The difference between theory and practice is less in theory than
the difference between theory and practice in practice.
Expensive tools cannot compensate for lack of experience.
 

Offline kizzap

  • Supporter
  • ****
  • Posts: 477
  • Country: au
Re: How to avoid many DRC width errors when panelizing ?
« Reply #2 on: October 02, 2015, 10:59:26 am »
What are the DRC errors? there can be quite a few...

Common ones are net names, being the same, or part names being the same.
otherwise it may have something to do with the DRC rule setup not being correct.
<MatCat> The thing with aircraft is murphy loves to hang out with them
<Baljem> hey, you're the one who apparently pronounces FPGA 'fuhpugger'
 

Offline matseng

  • Frequent Contributor
  • **
  • Posts: 564
  • Country: se
    • My Github
Re: How to avoid many DRC width errors when panelizing ?
« Reply #3 on: October 02, 2015, 12:09:15 pm »
Net names and stuff like that are ERC errors, not DRC....

OP said width errors - I guess that he failed to load the .dru file for the panelized board. The default dru have much larger min-widths than the common cheap fab houses.
 

Offline JacquesBBB

  • Frequent Contributor
  • **
  • Posts: 784
  • Country: fr
Re: How to avoid many DRC width errors when panelizing ?
« Reply #4 on: October 11, 2015, 05:56:53 pm »
I had not much help from the Eagle forum.

There is something I  still do not understand. The error are width errors.

I have set up each individual circuit board with a given .dru that gathered my setups.
I had then no errors.
Then I gathered several circuit in a single board with the same .dru file for the DRC setting.
Each time I added a  circuit, I verified  the DRC. I had no errors, except on one
where I had dozens of  width errors.

I did not understand, and
I finally send the  gerber files despite these errors.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf