EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
PCB/EDA/CAD
»
Insertion loss budget on PCB - PCIe Gen 3
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: Insertion loss budget on PCB - PCIe Gen 3 (Read 2790 times)
0 Members and 1 Guest are viewing this topic.
joniengr081
Regular Contributor
Posts: 159
Country:
Insertion loss budget on PCB - PCIe Gen 3
«
on:
January 03, 2024, 09:15:33 am »
I found this article which deals with the insertion loss budget for PCIe. I am looking for the table in which the total channel insertion loss budget for PICe Gen 3 (8 GT/s) is 22 dB which is distributed as Root Package (3.5 dB), CEM Connector (1.7 dB), Add-in Card (6.5 dB), Remaining Budget for System Base Board (10.3 dB).
https://www.electronicdesign.com/technologies/communications/article/21267698/astera-labs-how-to-manage-the-pcie-50-channel-insertion-loss-budget
Remaining Budget for System Base Board (10.3 dB): Is that the budget for PCB design ? Does it means that the PCB traces should not have more then 10.3 dB insertion loss ?
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
PCB/EDA/CAD
»
Insertion loss budget on PCB - PCIe Gen 3
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee