FPGA

Anyone tried Renesas ForgeFPGA ?

QUARTUS-II/Verilog: Unexpected warnings implementing simple subclock

SW Development for Xilinx

MGTAVTT and MGTAVCC power supply in Kintex development board

WinCUPL multilatches, shared output

iCE40 Ultra Plus hard ip sb_i2c problem

clock doesnt appear in pin planner - need advice

Reducing Power Consumption of Lattice MachXO2

Gowin FPGA - MIPI Display

knjn's FPGA-PCI: is it a good deal?

Lattice Diamond verbose synthesis engine errors

Arty A7-35 Dev Board, timing issues in design

Vivado compatible FMC (HPC LA HA HB) w/ SFP+

A Xilinx Kintex 7 board on AliExpress?

« 1 2 3  All »

Some thoughts on PCI on 3.3V FPGAs

DDR3 Strobe to data timing constrains

LCD prj for Altera Cyclon IV do I need to add input/output ports in bsf how

Reading contents of Altera PLD

TANG Nano 9K - non working external Flash memory (P25Q32SH)

Altera standalone programmer tool, gone from the internet?

where to start?

The VHDL poster you didn't know you need

Does anyone tried to use OpenAI and ChatGPT to generate Verilog code?

FPGA VGA Controller for 8-bit computer

« 1 2 3 4 5 6 ... 147 »

FPGA recommandations for education

Efinix

« 1 2  All »

Beginner questions.....

« 1 2  All »

Troubles while configuring Flex 10K20TC144 in PS mode from microcontroller

ice40 HX, A 5v tolerant FPGA ??

« 1 2  All »

OSERDESE2 CLK and CLKDIV phase relation

Vivado net delay tuning

« 1 2  All »

Newbie starting using FPGA

EBAZ4205 questions / problem

DDR3 Data capture using ISERDESE2

TVS diodes in FPGA development boards

timed state machines VHDL

« 1 2  All »

Anyone else misses jtag_loader?

LPDDR4 memories

A 5V CPLD in 2023?

Basys 3 Pmod Tips