FPGA

Development board with FPGA GW1N-LV9LQ144C6/I5

« 1 2  All »

Quartus: FIR filters using megafunctions

RISC-V evaluating on FPGA board

ice40 ultra icecube2 software does not recognize my input constraint

Need help with Altera NIOS II processors.

Typical use cases for massive FPGA's?

What to do with those old XC3S1200E chips (o;

« 1 2  All »

Are GreenPack SPLDs logic prone to glitches?

DDR LVDS on Altera Cyclone V

Cyclone FPGA question

Arcade game repair

Verilog generate and buses

ISE v14.7 on Windows10, through VirtualBox emulation

DE10-Lite Problems with 7-Segment Display

FPGA recommandations for education

Detection of damaged pins of FPGA - CYCLONE V - 5CSEBA2U23I7SN

Anyone try repeating this guys genetically evolving FPGA experiment?

« 1 2  All »

Microsemi/Microchip Polarfire tools . what are they like ?

Image processing accelerator

Power supply for FPGA

« 1 2  All »

Beginner questions.....

« 1 2  All »

FPGA Question.....

Efinix toolchain is now free !!

clock recommendation for Xilinx XCR3064XL (3.3v) or Altera Max 7000s (5v) CPLD

FPGA failure modes

Python Script to Verilog RTL

Xil_Out32 causes my program to crash?

Some thoughts on AXI pipe handshake protocol and timing closure

how to decrypt Xilinx IPCORE source code

internal clock divider in FPGA

Hitting a breakpoint after n times!

« 1 2  All »

TinyTapeout

SoC as alternative to STM32H7

« 1 2  All »

Capturing ADC Data using LVDS interface

Quartus Simulation Error: Formal port ".." has OPEN or no actual associated with

CPLDs - which one to start with

FPGA text overlay on HDMI - can't meet timing

Is there any significant speed difference between Cyclone IV and 10?

Getting a Verilog PS/2 interface working

« 1 2  All »

Newbie DRAM interfacing questions