FPGA

How to program 82S100 devices

Low budget FPGA needed

« 1 2 3 4  All »

DDR3L -> DDR3 compatibility

Multiple MIG controllers clocking

A7-FTG256: Decoupling caps on unused banks

Forth (e.g. Mecrisp-Stellaris) on a Zynq?

« 1 2  All »

ABEL to VHLD conversion

2019, the best way to learn CPU on FPGA

« 1 2 3 4  All »

Replacing a Color Prom on a Donkey Kong Jr Arcade with a GAL22v10

Which FPGA does Siglent SDG2000x has?

[FS EU] Altera FPGA Board etc

Is this how MIPI DSI FPGA Bridge implemented? Constructive Criticism needed

FPGA MIPI CSI-2 Receiver Image ISP, making USB C Camera Lattice Crosslink NX

where did all the lower end FPGAs go ??

« 1 2 3 4  All »

Altera's "Active serial" - is it really a plain SPI ?

Anyone use Altera Quartus II software and Cyclone II FPGA?

« 1 2  All »

GateMate - An European FPGA

The Blair Witch story of my first FPGA devboard made from a printer front panel

USB data pins driven directly by Zynq pins

[SOLD] Xilinx FPGA - Spartan 3E Starter Kit (UK)

Cyclone IV PLL not working correctly

Quartus ALTFP_SQRT IP not working in simulation

Interfacing peripherals that run on different clocks.

REQ: AVNET SPARTAN-6 LX9 Microboard Files

FPGA EEVBlog segments / Xilinx buyer's remorse

« 1 2 3  All »

FPGA Beginner question...would an FPGA have enough gates to perform this?

« 1 2  All »

Verilog automatic one-hot encoding for state names

« 1 2  All »

Reset - Sync, Async or None At All

Any Interesting Projects For Zynq

« 1 2  All »

How to start with FPGA? Replacement for STK673-010.

Lattice XP2 daisy chain failed to program

Trouble shooting ZCU111 RFSoC board

Understanding Metastability Symptoms

timed state machines VHDL

« 1 2  All »

State Diagram Application

Is This a Good Beginner FPGA?

How Many Blocks Do You Use When Designing a FSM?

« 1 2  All »

Xilinx's "Device Lookup" Service

Xilinx Announces Vitis

Teaching FPGA from/to home ?