FPGA

SoC as alternative to STM32H7

« 1 2  All »

Newbie DRAM interfacing questions

Quartus Simulation Error: Formal port ".." has OPEN or no actual associated with

Capturing ADC Data using LVDS interface

FPGA text overlay on HDMI - can't meet timing

Who's working with Symbiflow, Migen, Litex, Risc-V and the like?

CPLDs - which one to start with

Documenting digital designs for FPGAs

Mixing DDR3 data lines between bytes

Is there any significant speed difference between Cyclone IV and 10?

Pango Micro FPGAs?

How to simulate/testbench with IceStudio?

Warnings and FPGA design

Getting a Verilog PS/2 interface working

« 1 2  All »

(Newbie) Xilinx JTAG - Ebay Clone

C/C++ compiler for softcore CPU

« 1 2  All »

reading csv file for test-bench in verilog

GOWIN Semi FPGA - BRAM IP usage

Intel to spin off FPGA biz

USB BLASTER (FTDI245 vs ch552x) Quartus “No Hardware”

Altium Xilinx Zynq 7000 libraries

Xilinx FPGA, PCI-Express, ARM Cortex A - anyone got experience with that setup?

5V CPLD?

CYCLONE V HPS - ACCESS SDRAM CONTROLLER SUBSYSTEM OVER JTAG WITH OPENOCD

Clarification in mealy and moore design using verilog

FPGA: Please help set up set_output_delay constraints

FPGA Beginner question...would an FPGA have enough gates to perform this?

« 1 2  All »

Altera A-C2FB kit ( board documentation )

Vivado net delay tuning

« 1 2  All »

ICE40 series questions, from a noob

Xilinx Platform USB Cable on a Mac

What FPGA boards can receive/send data to PC through USB?

« 1 2  All »

Clock Enable and timing constants

Gowin: Which programmer to use?

Programming with Topjtag trought blacfin only

Microsemi/Microchip Polarfire tools . what are they like ?

Hyperram to MAX10 (with no DQS shift)

FPGA Active Open Source Projects

« 1 2  All »

Devices containing repurposable FPGAs

A Verilog I2C initializer with integrated RS232 debugger

« 1 2  All »