FPGA

A Verilog I2C initializer with integrated RS232 debugger

« 1 2  All »

DK-DSP-2S60N : ALTERA Stratix II DSP Development Board - anyone have a CD?

FPGA application examples

« 1 2  All »

Xilinx ISE - USB cable setup

AMD Completes Acquisition of Xilinx

« 1 2  All »

Low power FPGA

« 1 2  All »

CPLD/FPGA design flow

Problems with Quartus Modelsim simulation

Best way to get stereo camera depth data from FPGA -> RPi ??

« 1 2  All »

Altera Quartus II Support

What are FPGAs used for today and with what tools?

« 1 2  All »

Xilinx FFT IP Core - window filtering function is not implemented?

« 1 2  All »

FPGA high speed UDP stream and packet drops on PC

« 1 2  All »

Xilinx coolrunner startup current

Altera MAX V vs MAX II. Any substantial reason to ever consider the Max II?

Derived clocks, best practices?

Review and repair of ALTERA Arria II GX FPGA Development Kit (DK-DEV-2AGX125N)

Good FPGA Starting Point?

« 1 2  All »

Converting a two level analog signal to two bits digital in Cyclone IV or/and V

« 1 2  All »

So what's a TQGA144 (Xilinx Spartan 7)?

Vitis 2023.1 would not open after crash

[SOLD] Xilinx FPGA - Spartan 3E Starter Kit (UK)

Program retention in Xilinx Coolrunner II CPLDs

VP1902

Any Interesting Projects For Zynq

« 1 2  All »

Help on translate schematics to Verilog.

« 1 2  All »

Xilinx CPLD XC9500, pull up or pull down?

Any suggestion for small FPGA or CPLD in non BGA/CSP/QFN housing

« 1 2  All »

DDR3L -> DDR3 compatibility

Which USB Blaster for Altera Max 10 ?

Microcontroller simulation using Xilinx FPGA

Lattice iCECube Licensing key

Initial (un)impressions of xilinx

Pls suggest small cheap FPGA with 3Gbps tranceivers

« 1 2  All »

RISC-V SOC on an ICE FPGA: what peripherals are available?

What FPGAs Are Still Available?

« 1 2  All »

how to properly generate ideal sine test sample?

« 1 2 3  All »

Vintage Altera

Phase sync two same frequency input's ?

Reasonably priced FPGA dev board that has RF i/o?