FPGA

shocked, how can a 60Mhz pixelclock LCD have 50PIN 24Bits TTL interface?!?

Altera FLEX 8000: Extracting "bitstream" from .sof file?

Xilinx 7-Series vs. Efinix Titanium/Topaz for PCIe endpoint

Dual Data Rate on Artix7 FPGA - PSRAM interface

Help getting started with ModelSim

Renesas "lowest cost" ForgeFPGA low-density FPGA - free eval boards

« 1 2 3  All »

VHDL: How to print out variables' value?

I'm confused about some simulation results, strobe confusion

Understanding Metastability Symptoms

Modern replacement for Altera EPM7064LC84-15

iCEBreaker bitsy project status

Cheap 250Mbs Link between Boads

« 1 2 3 4  All »

Digital, Java rtl sim, with vhdl and verilog support (educational only)

any VHDL-Geany? any beautifier?

USB BLASTER (FTDI245 vs ch552x) Quartus “No Hardware”

LFE5UM5G-85F-LMP-EVNG

Where can I find 3D model of 5CEFA7F23I7N?

Internal POR on MachX02

YoSys: status?

« 1 2  All »

Vcd Viewer (VcdView) upgrade available (now with equations)

IC configuration approach - Hardware vs. software

The Blair Witch story of my first FPGA devboard made from a printer front panel

Calculateing the size of a pipeline vector

Maximum utilisation

I need to get my head around timing (Xilinx)

Avnet for Xilinx XC3S400A

Xilinx DDR Controller Strange Behavior in Sim

Flash backed LLMs on FPGA?

UART recommendation? Verilog/VHDL, supports 2 stop bits

FPGA for beginner

« 1 2  All »

Multiple MIG controllers clocking

XC9500XL : using "Timing driven" macrocells power setting

Microchip - what the heck is going on with PolarFire II ?

SD card/SDIO 3.0 level translation solution

« 1 2 3  All »

JESD204B over fiber

Pull-up/pull-down resistors

RapidSilicon - what happened to "open-source" FPGAs ?

Intel/Altera ROM megafunction

am I the only one who thinks Vivado/Vitis is a muddled mess?

« 1 2 3  All »

Programming (non-JTAG) MAX7000 devices

« 1 2 3 4 5 6 ... 10  All »