FPGA

Confused: Can FPGA measure less than 0.1ns delay between digital pulses?

« 1 2  All »

Need some video Lecture to understand OOPS with System verilog

Typical use cases for massive FPGA's?

Need help with XDMA Stream

Intel Altera Cyclone IV - not startup

Question about MAX7000 CPLDs

EnterPoint RaggedStone1 Files

Wrong voltage DDR3 chip on Arty A7 board?

Vivado MIG Generator Crashes

Lattice ICE5LP4K Propagation Delay

SnappyVideo source code

Error when trying to refer to components generated by "for .. generate" loop VHD

XC7A100T How Many GTP?

PCI S1300 FPGA development board

Problems with Intel FPGA Sales/Distribution

Power Delivery + JTAG Design for FPGA

Efinix T4 F49 WLCSP Package SPI Flash programming

Arrow DECA MAX 10 board for $37

« 1 2 3 4 5 6 ... 8  All »

Clarification in mealy and moore design using verilog

A Verilog I2C initializer with integrated RS232 debugger

« 1 2  All »

Efinix toolchain is now free !!

How to Get Support When You Can't Contact Support?

[Lattice Diamond] Which available simulator?

How to set base address in Vitis / Vivado??

« 1 2  All »

Efinix Trion T20 MIPI Tx LS question

clocking scheme/CDC for half-band filter

FMEA of a digital design

Can some one tell me what these are and how much they are worth please

« 1 2  All »

Book on SMPTE SDI Protocol?

n00b question about gaming project

Spartan 6 production through 2030

Correctly handling clocks on a older Cyclone IV

Development board with FPGA GW1N-LV9LQ144C6/I5

« 1 2  All »

[newbie] Doubt on verilog code

Low-end FPGA selection help

Parser for (Altera) FPGA programming files

FPGA in a toothbrush?

Multiplexing a pin for i2c signals and normal output signals

Capturing a JTAG programming stream

Does it exist Xilink Ultrascale courses not too expensive