FPGA

How do you get the module outline/hierarchy on VSCode + VerilogHDL extension?

Complete newbie looking for a good practical beginers guide to programming FPGAs

« 1 2  All »

CycloneIV registers - infer use of both clock ENA and synch clear SCLR

FPGA platform and approach to send samples to host PC

Lattice Diamond 3.12_240 painfully slow startup on Debian 11

A7-FTG256: Decoupling caps on unused banks

how to make sd card bootable in linux os

NEW PCIe over USB-C Thunderbolt 3/4 interface for SQRL Acorn/Nitefury CLE-215(+)

FPGA interface to AT328p debouncing

#Rant: Intel can't even host files correctly.

SQRL Acorn as an interesting Artix-7 board?

« 1 2 3 4 5 6 7  All »

What to do when linux won't load NAND to RAM

Quartus 21.1 Free Edition - Confused about free to use IP

Youtube Channel worth its weight in salt.

Interfacing ADXL335 accelerometer with ZCU104

Update firmware failure boot loader may gone bad

FPGA 10gigabit Ethernet

Easy Quartus II / Cyclone III Question

VHDL: input signal timing variations

iCE40HX -- can it be clocked from any input pin?

Verilog: "Lines of code" versus device utilisation

« 1 2  All »

VHDL to Verilog (System Verilog) book suggestions.

Sampled AT40K10-2DQU Now What?

Questions on USB protocol

« 1 2 3  All »

New Gowin board

« 1 2  All »

Anlogic TD IDE license generation

Trion FPGA PLL instantiation in Verilog

Programming local FPGA from remote desktop conenction

Power measurements of a PLL

Lattice Certus-NX PCIe, or alternative

Compiler software for creating JEDEC files to program GAL devices ?

How to global reset xilink xc2c256 to programable state

Bare metal dual core applications on the Zynq

vhdl - how to use memory bits for data storage?

« 1 2  All »

Spartan6 Extended Performance

Need help Exilink XC2C256 VQG100 C and ADSP-BF531

Replicating a 'custom' 6800 in FPGA

« 1 2 3 4  All »

5v Fpga Hypothetical Question

« 1 2  All »

PDM Verilog demodulator

Books for Digital Logic Design