FPGA

Xilinx SDK - preconfigure DDR with data?

IMPACT : Can't open /dev/parport0: No such file or directory

reading csv file for test-bench in verilog

Arctan calculation on FPGA

Spartan-3 Family dead in 2021?

Using DDR2 as a big FIFO

Getting into SoC (Where to start?)

I/O Standards on an FPGA

What is the counter for in this synchronous reset circuit (SOLVED)

How to connect XTAL to FPGA clock?

Nandland go board with icestorm

Simulation on Vivado

News on tools for Gowin FPGA.

Exploring an old FPGA and software (Altera Cyclone with Quartus-II 10.1)

Dual port ram with different data widths

FPGA internal logic analyzer

What FPGAs Are Still Available?

« 1 2  All »

Pin like interruption on Altera FPGA

tRAS definition for DDR memory

How to Test Dynamic Power of (PLLs, LUTs, DFFs...etc)?

Pin assignment in SoC

Does an SPI to AXI Lite interface exist?

First FPGA project. Looking for advice

« 1 2  All »

Image processing accelerator

Looking for advice on PAL/GAL programmer

Altera on board USB blaster

Video pass-through Xilinx based device, general thoughts/queries

Vivado: inferred exception to break timing loop: 'set_false_path -through ...'

Overcoming BGA FPGA, perhaps...

« 1 2 3  All »

Anyone has diagram for Cyclone IV demo board (link to image inside)?

2nm Chips

Capturing ADC Data using LVDS interface

SystemVerilog Combinational weighted priority selection routine.

generate SPI in verilog

Alternative to system generator Xilinx Fpga

Some notes on building nextpnr on Mac

Introducing delay between outputs on Max II CPLD

Port <i_Clk50MHz> has illegal connections.

HDL code for positive edge triggered J-K flip-flop with preset and clear

Low input frequency (1MHz) multiplication via PLL