FPGA

2nm Chips

Anyone has diagram for Cyclone IV demo board (link to image inside)?

Overcoming BGA FPGA, perhaps...

« 1 2 3  All »

Vivado: inferred exception to break timing loop: 'set_false_path -through ...'

Video pass-through Xilinx based device, general thoughts/queries

Altera on board USB blaster

Looking for advice on PAL/GAL programmer

Image processing accelerator

First FPGA project. Looking for advice

« 1 2  All »

Does an SPI to AXI Lite interface exist?

Pin assignment in SoC

How to Test Dynamic Power of (PLLs, LUTs, DFFs...etc)?

tRAS definition for DDR memory

Pin like interruption on Altera FPGA

What FPGAs Are Still Available?

« 1 2  All »

FPGA internal logic analyzer

Dual port ram with different data widths

Exploring an old FPGA and software (Altera Cyclone with Quartus-II 10.1)

News on tools for Gowin FPGA.

Simulation on Vivado

Nandland go board with icestorm

How to connect XTAL to FPGA clock?

What is the counter for in this synchronous reset circuit (SOLVED)

I/O Standards on an FPGA

Getting into SoC (Where to start?)

Using DDR2 as a big FIFO

Spartan-3 Family dead in 2021?

Arctan calculation on FPGA

reading csv file for test-bench in verilog

IMPACT : Can't open /dev/parport0: No such file or directory

Xilinx SDK - preconfigure DDR with data?

Switching read & write between memory banks with a flag (verilog) - timing issue

Verilog UART doubt

PWR up sequence for new design using ICE5LP4K

Atmel ATF150x CPLD and WinCUPL

« 1 2  All »

Vivado - strategies for resolving timing errors

FPGA + FT232H

lockup latch issue

48-bit unsigned integer to 32-bit IEEE-754 float for Xilinx 7-series (VHDL)

ICE40 Board Design review