FPGA

How to global reset xilink xc2c256 to programable state

Compiler software for creating JEDEC files to program GAL devices ?

Lattice Certus-NX PCIe, or alternative

Power measurements of a PLL

Programming local FPGA from remote desktop conenction

Trion FPGA PLL instantiation in Verilog

Anlogic TD IDE license generation

New Gowin board

« 1 2  All »

Questions on USB protocol

« 1 2 3  All »

Sampled AT40K10-2DQU Now What?

VHDL to Verilog (System Verilog) book suggestions.

Verilog: "Lines of code" versus device utilisation

« 1 2  All »

iCE40HX -- can it be clocked from any input pin?

VHDL: input signal timing variations

Easy Quartus II / Cyclone III Question

FPGA 10gigabit Ethernet

Update firmware failure boot loader may gone bad

Interfacing ADXL335 accelerometer with ZCU104

Youtube Channel worth its weight in salt.

Quartus 21.1 Free Edition - Confused about free to use IP

What to do when linux won't load NAND to RAM

SQRL Acorn as an interesting Artix-7 board?

« 1 2 3 4 5 6 7  All »

#Rant: Intel can't even host files correctly.

FPGA interface to AT328p debouncing

NEW PCIe over USB-C Thunderbolt 3/4 interface for SQRL Acorn/Nitefury CLE-215(+)

how to make sd card bootable in linux os

A7-FTG256: Decoupling caps on unused banks

Lattice Diamond 3.12_240 painfully slow startup on Debian 11

FPGA platform and approach to send samples to host PC

CycloneIV registers - infer use of both clock ENA and synch clear SCLR

Complete newbie looking for a good practical beginers guide to programming FPGAs

« 1 2  All »

How do you get the module outline/hierarchy on VSCode + VerilogHDL extension?

Or-ing std_logic_vector of dynamic sizes

LVDS FPGA on carrier

GOWIN Semi FPGA - BRAM IP usage

iCE40 PLL filter_range parameter

NCO to generate square wave

Xilinx FPGA XCZU27DRFFVG15

Anyone working with Intel Agilex F-series?

Sipeed Spartan Edge Accelerator Board and HDMI output