FPGA

Are latches always bad?

DECA board and Ethernet/USB standard com emulator.

How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor

Spartan 6 IP Camera Question

Searching for Quartus 14.0 installer [solved]

simulation in gowin fpga designer

5 V CPLDs. What's recommended today?

« 1 2 3  All »

Help me choose a starter kit

Low power CPLDs alternatives?

Verilog RS232 Synch-UART & RS232 Debugger source code and educational tutorial.

Variable clock divider

Absolute bare minimum FPGA thats breadboardable?

« 1 2  All »

ABEL to VHLD conversion

Qmtech Artix 7 Wukong board

« 1 2 3  All »

Alchitry Cu problems

FPGA Benchmarking

Tang Nano 1K (Gowin FPGA) VGA output - artefacts, sync problem

How can I kill this bug in my Data logger Code?

Anyone ever come across AnDAPT PMICs?

ATF22v10b outputs oscillate

Xilinx project no longer generating good binary - what have I done wrong?

FPGA/CPLDs that are hand solderable

Kintex-7 board - good deal?

DDR3 initialization sequence issue

« 1 2 3 4 5 6 ... 27 »

Verilog automatic one-hot encoding for state names

« 1 2  All »

ModelSim "soft pathnames" and MGC_LOCATION_MAP

Lattice MachXO2-7000 DDR SDRAM

Starting with ICE40, advise on IDEs and environment

Who's working with Symbiflow, Migen, Litex, Risc-V and the like?

What to do with those old XC3S1200E chips (o;

« 1 2  All »

Is this "legal" in Verilog?

« 1 2  All »

Streaming data FPGA interface -> off the shelf?

« 1 2  All »

PCB design for FPGA DDR4 - Looking for books for novice on SI/PI

Gowin FPGAs: What is equivalent of "AXI Bus" (Xilinx) in Gowin's IP Cores

Verilog: Adding "slices" of numbers

AMD Completes Acquisition of Xilinx

« 1 2  All »

CRC circuit

« 1 2 3  All »

Fpga verification when to do

Intel/Altera FPGA board with HSMC 1.8V

FPGA based Direct Digital Synthesis