FPGA

JESD204B IP core on Artix FPGA

Edgeboard lite

Lattice Dev boards more than double the price since 2019?!

[Zynq] transferring data between CPU cores and fabric without too much hassle

AMD Reportedly In Advanced Talks To Buy Xilinx for Roughly $30 Billion

« 1 2 3  All »

Cant find the latch in my state machine

iCE40HX4K

Combinatorial inside or outside of a process

« 1 2  All »

Kintex XC7K325T for $45

VHDLWhiz Advanced Course Sign-up

Use Microsemi/Microchip IGLOO in new design, will they have future ?

set_{input,output}_delay for external bus

Software for ACTEL FPGA A1020A ?

Getting Started with a Alinx AN108 and Cyclone 2 Board Help

Programming Flash on Spartan 3E Starter Kit

Quartus II PLL megawizard usage confusion

Need help debugging SDRAM controller

softcore for learning purposes

« 1 2 3  All »

Boot ICE40UL1K from NVCM

Is here any speed difference in MidRange FPGAs from different manufacturers ?

Altera JTAG UART output to GDB

What are FPGAs used for today and with what tools?

« 1 2  All »

Anlogic Fpga Tools

Erasing Microchip ATF series CPLD after setting security fuse - possible?

Suggestions For Communication Between Multiple FPGAs

Elastic buffers, join and fork structures

Can you use a uC's DACs for (low-power) FPGA power-supply sequencing?

Student classes and using block diagrams

Quartus: FIR filters using megafunctions

Quartus Simulation Error: Formal port ".." has OPEN or no actual associated with

Project Hierarchy: Create subdesign from Quartus project

Visualize the PCIe communication protocol

ISE v14.7 on Windows10, through VirtualBox emulation

Structural design

set_multicycle_path questions

Issues programming TinyFPGA AX2

Using Cyclone 3 chip on PCB

Simplest / Cheapest FPGA for bulk SPI to USB

Synchronous FIFO sizing issue

Finding the minimum absolute value for a set of integers