FPGA

how to work an instantiation template (verilog-Xilinx) into SV design?

Good FPGA Starting Point?

« 1 2  All »

USB NRZI data encoding

2 Word, first word fall through (FWFT) FIFO, FIFO style elastic buffer for speed

Uninitialized reg in simulation vs. synthesis

« 1 2  All »

usb verilog softcore questions

Lattice Symplify:Help accessing signals in deep submodules for debug

"buy cheapest fpga board you can find" - i struggle to find tutorials (ISE)

Industry going to SV for synth instead of verilog? NOT DISCUSSION ON WHIC BETTER

am I the only one who thinks Vivado/Vitis is a muddled mess?

« 1 2  All »

Is This a Good Beginner FPGA?

Quartus Prime 18.1 Can't fit design in device

Lattice Crosslink-NX and Certus-NX FPGAs

Xilinx FPGA Drive Strength Explanation

Power Consumption of Cyclone IV on each voltage rail

FPGAs using a wireless camera?

GOWIN FPGAs now in stock at Mouser

Programming device for MACHXO2?

How to generate pseudorandom bit sequence in FPGA?

Quartus tcl LogicLock member

State Diagram Application

How Many Blocks Do You Use When Designing a FSM?

« 1 2  All »

Verilog "output" vs "output wire"

Converting table files (.tbl) to vector waveform files (.vwf) for simulation.

I don't understand MachXO2 programming mechanism

Converting a two level analog signal to two bits digital in Cyclone IV or/and V

« 1 2  All »

Cyclone 5 recovered from scrap boards

« 1 2  All »

Xilinx's "Device Lookup" Service

Learning how to deal with FPGAs

Home made SystemVerilog 3 word, Zero latency FIFO, documented for beginners.

« 1 2  All »

New FPGA manufacturer - German Cologne Chip

Net 'myled' does not have a driver?

2nd Order Sigma-Delta Digital to Analogue Converter (SD-DAC) in Verilog

« 1 2  All »

Xilinx ISE - how to improve erratic timing optimization?

« 1 2 3  All »

How do I write VHDL that can keep up with a 6.6Gb/s GTP?

Programming CPLD

Spartan-6 DCM_CLKGEN -- unexpected derived timing constraints

FPGA ide, currently using quartis 2

Quartus M10K ModelSim fails

Picking a "core frequency" for a FPGA

« 1 2  All »