FPGA

Xilinx Kria SoMs

ECP5 JTAG flashing with ft2232 does not work

Idea to use SPLD chips(PEEL18CV8ZP)

Lattice Diamond - how to overcome absurd clock routing requirements?

What has happened to my Vivado Project?

Spartan3e with BPI flash

About that Wishbone B4's "SEL_I" signal

VERILOG: Equality test with don't cares

Cheap PCIe FPGA cards on Aliexpress

Xilinx XC3S1200 Bitstream - Microblaze pack extraction

Where are gowin FPGAs available for an actually reasonable price?

LFSR

issues with synthesis and implementation of quad SPI flash controller

Implementing Verilog designs in real hardware

GOWIN FPGA. Packages removed from documentation. Why?

Gowin: JTAG device detection failure (pretty scope pictures included!)

Gowin: Any faster way to re-program the embedded Cortex-M3?

LED Matrix Logic

tinyFPGA AX2 or BX stock?

verilog conditional compilation with several flags in condition

Verilog 101: Clock Domain Crossing?

Spec-ing ADC to interface with FPGA

FSM Case Statements

What FPGA boards can receive/send data to PC through USB?

« 1 2  All »

how to properly generate ideal sine test sample?

« 1 2 3  All »

reliable clock detect and reset signal generation in verilog

A simple Clock Domain Crossing (CDC) strategy

Stupid question - what does axis mean?

Custom SDR + optical fiber

Xilinx IP Core with native data in and AXI bus data out

Screening bad FPGA parts

Issue with implementing data processing in VHDL code

A uniform pseudo-random number generator.

Vivado / Vitis 2022.1 on Ubuntu 22.04 LTS?

Xilinx VPSS MicroBlaze Example

Programming Lattice MachXO2: "Password key required"?

What is the standard procedure to design the power delivery network?

Using SPICE for signal integrity simulation

I need a small fpga with 2-4MB of RAM and nothing else

where did all the lower end FPGAs go ??

« 1 2 3 4  All »