FPGA

OSERDESE2 CLK and CLKDIV phase relation

Overcoming BGA FPGA, perhaps...

« 1 2 3  All »

PALCE Chips

PALCE programming algorithm

Pango Micro FPGAs?

Parameters and generate

Parser for (Altera) FPGA programming files

Part selection advice (SDRAM + VGA controller)

Partial reconfiguration of FPGA on the fly

« 1 2  All »

PCB design for FPGA DDR4 - Looking for books for novice on SI/PI

PCI S1300 FPGA development board

PDM Verilog demodulator

Phase sync two same frequency input's ?

Picking a "core frequency" for a FPGA

« 1 2  All »

Pin assignment in SoC

Pin like interruption on Altera FPGA

Pixel to byte

Planning/design/review for a 6-layer Xilinx Artix-7 board for DIY computer.

« 1 2 3 4 5 6 ... 9  All »

Playing with old XC3000A + XACT 5.2.1... no pins assigned or routed

PLL Variable Clock Phase Shift

PLLs or otherwise clock management blocks with clock enables

Pls suggest small cheap FPGA with 3Gbps tranceivers

« 1 2  All »

PMIC for Z7020

Pmod BLE Module with MCU

PMOD I2S2 codec attenuation with Cyclone IV

poblems with capturing the sine wave in xilinx chipscope!

Poor man's FPGA DAC

Poor man's FPGA debugging techniques

« 1 2  All »

Port <i_Clk50MHz> has illegal connections.

Port pins missing in Debug net list

Power Consumption of Cyclone IV on each voltage rail

Power Delivery + JTAG Design for FPGA

Power dissipation calculation for FPGA-ADC interface

Power measurements of a PLL

Power on reset without a reset : ATF1504AS

Power supply for FPGA

« 1 2  All »

Pro design vs amateur design question (large schematic inside)

Problem in Generate

problem with LVDS Oscillator on Zynq borad !!!!!!!

Problems with a 16V8 Frequency Divider (SOLVED)