FPGA

[SOLVED] JLlink, Quartus, LimeMini SDR: SDR not working after reflashing

Tang Nano 1K/4K/9K connecting LVDS LCD?

Lattice Diamond Reveal Analyzer cable connection problem

Python Script to Verilog RTL

Q on Verilog use of GPIO pins on Gowin Ministar EVB

Designing a FPGA board for a 90s SPARCstation...

FPGA high speed UDP stream and packet drops on PC

« 1 2  All »

Verilog right shift help

The NEORV32 Risc-V Processor

« 1 2  All »

Reading a file in Verilog

Looking for instant on FPGA or CPLD for a current project

Forcing usage of clock enable in MAX7000 CPLDs

How to download ispVM System software version 17.7 (or later)?

Playing with old XC3000A + XACT 5.2.1... no pins assigned or routed

Turn off name mangling during Vivado behavioural simulation

SoC as alternative to STM32H7

« 1 2  All »

newb question

Good intros to FPGAs?

« 1 2 3 4  All »

New Zynq based SOM

Schematic for old QMTECH Zynq XC7Z010 Starter Kit

Help with converting old PALs to GAL

Gowin M3 CPU usage with FPGA fabric

Long time since I've played with PLD's.

Input signal synchronization

Used Bittware board

Video Upscaling and Overscan

Verilog Floating Point Clock Divider Release.

DINI Group DNV7F2A

WTF Xilinx

« 1 2 3 4 5  All »

Help Please: (Virtual) JTAG Interface - data transmission

How to use FIFO to process fast ADC data

BUFGMUX glitch-free behavior

Need a really dumb PC/Win RS232 terminal program.

In Verilog, is it possible to define XXX only if a parameter is set?

Vivado: Synthesis crash (address violation) at "Start Cross Boundary" stage

How to read data in Verilog at a particular clock edge?

Gowin GW1NSR-LV4C - using CM3 with HperRAM ref design

Using ULPI USB PHYs for custom data links

« 1 2 3  All »

ICE65 software (ICEcube2 Version 2012-03) for ICE65L04F-TCB132C FPGA

Texas Instruments Bipolar TIBPALs Programming Algorithms