FPGA

Lattice UltraPlus timing constraint help..

FPGA: PID controller (VHDL newbie)

« 1 2  All »

using FPGA: Is this possible?

What HDL to start with

« 1 2 3 4 5 6  All »

Emulating quadrature encoder interface for a motor controller

Saturating counters

« 1 2  All »

Optimizing MUXes

SIPO shift reg circuit to verilog

"Remote Sense Z-Short" on Xilinx AC701

Pro design vs amateur design question (large schematic inside)

Help Understanding Xilinx timing constraints

Falling back to earth...

Mystery FPGA

Is it safe to swap these FPGAs?

Reason for Synopsys Synplify, MG Precision when Quartus/Vivado are free

Want to borrow a FPGA devboard? (in Chch, NZ).

Logic for WVALID and AWVALID in AXI Master

4 Layer Board for ZYNQ and DDR3

« 1 2  All »

XC7K325T Low cost Power management

« 1 2  All »

[Solved]Cannot download Quartus II web edition

Questions about Lattice MachXO

Understanding Linear implementation of a round-robin arbiter

« 1 2  All »

Usage of the word 'strobe'

Complete newbie

Looking For ViewDraw

Internal Oscillator on a Altera Max V using Quartus

FFT speed and Size

« 1 2 3  All »

Quartus II 18.1 light problem getting functional simulation to work.

Recording data and using it in a verilog testbench

Which FPGA does Siglent SDG2000x has?

Switch between two inouts

AXI arvalid signal

Beginner reg question

Altera to Xilinx

Basic Clock and PLL Question -- reading datasheets

Rant about the quality of embedded SW support from FPGA manfacturers

Artix-7 GTP transceiver as delta-sigma DAC

Embedded Graphics Interface GUI

Understanding Skid Buffer Mechanism

Zynq and device drivers in Linux for custom peripherals designed in VHDL