FPGA

Quartus Simulation Error: Formal port ".." has OPEN or no actual associated with

Quartus tcl LogicLock member

QUARTUS-II/Verilog: Unexpected warnings implementing simple subclock

Quartus: FIR filters using megafunctions

Question about MAX7000 CPLDs

Question about shortest-path algorithm during synchronous circuit synthesis

Questions about Lattice MachXO

Questions on USB protocol

« 1 2 3  All »

Quick checking for VHDL syntax

Quick question on Quartus support

RAM timing problems (SOLVED)

Rant about the quality of embedded SW support from FPGA manfacturers

rapid fire for video game controller - in a Xilinx CPLD XCR3064XL

Re-enabling JTAG in Altera Max3000A PLDs

Reading a file in Verilog

Reading contents of Altera PLD

reading csv file for test-bench in verilog

Reading the programming of PAL chips

Reason for Synopsys Synplify, MG Precision when Quartus/Vivado are free

Reasonably priced FPGA dev board that has RF i/o?

Recording data and using it in a verilog testbench

Reducing Power Consumption of Lattice MachXO2

Register power consumption on FPGAs

reliable clock detect and reset signal generation in verilog

Renesas "lowest cost" ForgeFPGA low-density FPGA - free eval boards

« 1 2 3  All »

Renesas SLG46826 GreenPAK SPLD, what are the three memory regions used for?

Replacing a Color Prom on a Donkey Kong Jr Arcade with a GAL22v10

Replicating a 'custom' 6800 in FPGA

« 1 2 3 4  All »

REQ: AVNET SPARTAN-6 LX9 Microboard Files

Request for altera/Quartus VGA example

Reset - Sync, Async or None At All

Reset in Verilog isn't working as planned

Resources for learning FPGA

« 1 2 3  All »

Resources for learning the FPGA implementation process in detail

resources needed on how to build a synthesizable pipeline in verilog

Reverse engineering Anlogic AL3_10 FPGA

« 1 2 3 4  All »

Review and repair of ALTERA Arria II GX FPGA Development Kit (DK-DEV-2AGX125N)

Review of FlashLINK JTAG interface

Ring Oscillator on an fpga

Ring Oscillator to determine delay