FPGA

Kintex-7 board - good deal?

Correctly handling clocks on a older Cyclone IV

FPGA SDR Training - Dev boards

Xilinx clocking wizard - Requested frequency vs actual frequency

Cyclone IV GX EP4CGX22 LVDS pins

Altera MAX 10 accessing lpddr2 sdram

Best RETARGETABLE C compiler for FPGA CPU projects?

« 1 2 3  All »

[Closed:Faulty] Clock works intermittently - Cyclone IV board from Aliexpress

[Solved] Cyclone V (de10-nano) SDRAM controller - how to reserve memory for FPGA

Multiplexing a pin for i2c signals and normal output signals

How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor

Or-ing std_logic_vector of dynamic sizes

An open source Xilinx Spartan 6 miniPCIe development board

An open source Xilinx Spartan 6 miniPCIe development board

FPGA: Please help set up set_output_delay constraints

Switch between two inouts

where to start?

Alternatives to always@(posedge clk, negedge clk)

« 1 2 3  All »

Fast Arbiters for On-Chip Network Switches

FPGA internal logic analyzer

Xilinx ISE implementation stage issues

DDR memory READ preamble and postamble

Logic for WVALID and AWVALID in AXI Master

usb verilog softcore questions

DPSK demodulator circuit

Elastic buffers, join and fork structures

How to calculate fanout_latency for set_clock_gate_latency ?

Question about shortest-path algorithm during synchronous circuit synthesis

AXI arvalid signal

NoC : Hoplite VS HopliteRT VS HopliteBuf

asynchronous reset mechanism of D flip-flop in yosys

« 1 2 3  All »

tRAS definition for DDR memory

verilator width warnings

Synthesis : Pan's Algorithm

set_multicycle_path questions

IMPACT : Can't open /dev/parport0: No such file or directory

DDR3 initialization sequence issue

« 1 2 3 4 5 6 ... 27 »

lockup latch issue

STA timing closure for asynchronous FIFO

CRC circuit

« 1 2 3  All »