FPGA

Reading contents of Altera PLD

DDR3 Strobe to data timing constrains

LCD prj for Altera Cyclon IV do I need to add input/output ports in bsf how

Planning/design/review for a 6-layer Xilinx Artix-7 board for DIY computer.

« 1 2 3 4 5 6 ... 8  All »

Beginner questions.....

FPGA VGA Controller for 8-bit computer

« 1 2 3 4 5 6 ... 147 »

Some thoughts on PCI on 3.3V FPGAs

JESD204B over fiber

And the warning is gone ... Simple DivClk by N

A Xilinx Kintex 7 board on AliExpress?

« 1 2 3  All »

BrianHG_DDR3_CONTROLLER open source DDR3 controller. NEW v1.60.

« 1 2 3 4 5 6 ... 15  All »

Vivado compatible FMC (HPC LA HA HB) w/ SFP+

DDR3 Refresh and Micron DDR3 model

Arty A7-35 Dev Board, timing issues in design

Custom Spartan-7 FPGA board for beginners

« 1 2 3 4  All »

Lattice Diamond verbose synthesis engine errors

knjn's FPGA-PCI: is it a good deal?

Gowin FPGA - MIPI Display

Reducing Power Consumption of Lattice MachXO2

clock doesnt appear in pin planner - need advice

iCE40 Ultra Plus hard ip sb_i2c problem

WinCUPL multilatches, shared output

MGTAVTT and MGTAVCC power supply in Kintex development board

SW Development for Xilinx

QUARTUS-II/Verilog: Unexpected warnings implementing simple subclock

Anyone tried Renesas ForgeFPGA ?

Microchip's new family - PolarFire 2 details ?

PS DDR Init fails: 0x00FD080030 PHY GeneralStatus Register0 stucks at Deskew ERR

Being Stuck with Efinix

AWS Vivado AMI

Using Xilinx Platform Cable with non-Xilinx devices?

configuring FLEX 10K from MCU

True HDMI for Tang Nano 9K

Most efficient way of going through a std_logic_vector

Power supply for FPGA

« 1 2  All »

Flash devices for FGPA

Arduino Bootloader On Xilinx Arm Cortex Core?

Arrow DECA MAX 10 board for $37

« 1 2 3 4 5 6 ... 8  All »

XC7S15-1FTGB196C Unobtainium

« 1 2  All »

New FPGAs from Renesas

« 1 2 3 4 5 6 7  All »