FPGA

Python Script to Verilog RTL

Devices containing repurposable FPGAs

Tang Nano 1K/4K/9K connecting LVDS LCD?

Lattice Diamond Reveal Analyzer cable connection problem

[SOLVED] JLlink, Quartus, LimeMini SDR: SDR not working after reflashing

where did all the lower end FPGAs go ??

« 1 2 3 4  All »

I need a small fpga with 2-4MB of RAM and nothing else

The NEORV32 Risc-V Processor

FPGA VGA Controller for 8-bit computer

« 1 2 3 4 5 6 ... 137 »

Using SPICE for signal integrity simulation

What is the standard procedure to design the power delivery network?

Programming (non-JTAG) MAX7000 devices

« 1 2 3 4 5  All »

Reducing Power Consumption of Lattice MachXO2

Programming Lattice MachXO2: "Password key required"?

Xilinx VPSS MicroBlaze Example

Vivado / Vitis 2022.1 on Ubuntu 22.04 LTS?

A uniform pseudo-random number generator.

Issue with implementing data processing in VHDL code

Screening bad FPGA parts

FPGA high speed UDP stream and packet drops on PC

« 1 2  All »

Xilinx IP Core with native data in and AXI bus data out

Custom SDR + optical fiber

Stupid question - what does axis mean?

BrianHG_DDR3_CONTROLLER open source DDR3 controller. NEW v1.60.

« 1 2 3 4 5 6 7  All »

A simple Clock Domain Crossing (CDC) strategy

reliable clock detect and reset signal generation in verilog

Newbie with Vivado and XMD Console questions please?

What the hell is up with Vitis HLS.

Designing a FPGA board for a 90s SPARCstation...

Efinix Trion FPGA's

how to properly generate ideal sine test sample?

« 1 2 3  All »

What FPGA boards can receive/send data to PC through USB?

« 1 2  All »

FSM Case Statements

Spec-ing ADC to interface with FPGA

Verilog 101: Clock Domain Crossing?

verilog conditional compilation with several flags in condition

tinyFPGA AX2 or BX stock?

LED Matrix Logic

New FPGAs from Renesas

« 1 2 3 4 5 6 7  All »

Gowin: Which programmer to use?