FPGA

Gowin: JTAG device detection failure (pretty scope pictures included!)

issues with synthesis and implementation of quad SPI flash controller

A simple Clock Domain Crossing (CDC) strategy

LFSR

Where are gowin FPGAs available for an actually reasonable price?

tinyFPGA AX2 or BX stock?

Gowin: Which programmer to use?

Xilinx XC3S1200 Bitstream - Microblaze pack extraction

Cheap PCIe FPGA cards on Aliexpress

VERILOG: Equality test with don't cares

Cheaper Zynq Ultrascale+ and new Artix Ultrascale+ devices announced!

« 1 2 3  All »

About that Wishbone B4's "SEL_I" signal

FPGA VGA Controller for 8-bit computer

« 1 2 3 4 5 6 ... 134 »

Spartan3e with BPI flash

What has happened to my Vivado Project?

New FPGAs from Renesas

« 1 2 3 4 5 6  All »

Lattice Diamond - how to overcome absurd clock routing requirements?

Substitute for lattice ispvm tool (because of missing Win10 USB Drivers )

« 1 2  All »

Idea to use SPLD chips(PEEL18CV8ZP)

Using ULPI USB PHYs for custom data links

« 1 2 3  All »

ECP5 JTAG flashing with ft2232 does not work

Xilinx Kria SoMs

STA timing closure for asynchronous FIFO

TL866II+ - what to select to program PALCE22V10H ?

Help, how to program TMS32F2812GHHA

Python Modules/Libraries?

« 1 2  All »

LDPC soft decoding - a breadcrumb trail for others.

Arrow DECA MAX 10 board for $37

« 1 2 3 4 5 6 ... 8  All »

Programming (non-JTAG) MAX7000 devices

« 1 2 3 4  All »

Hacking surplus Pano Logic thin clients

Basic Serializer Verilog

Address decoder

What is the proper way to invert and tie high/low, signals in the Vivado IP inte

VHDL Code to Verilog Code

Pixel to byte

Intel/Altera - DDR3 megafunction fails in Quartus 20.1.1

GOWIN FPGA. Packages removed from documentation. Why?

FPGA project where clock for it is external signal - what rules for designing?

CSI-2

BrianHG_DDR3_CONTROLLER open source DDR3 controller. NEW v1.50.

« 1 2 3 4 5 6 7  All »