FPGA

Reverse engineering Anlogic AL3_10 FPGA

Verilog Floating Point Clock Divider Release.

Video Upscaling and Overscan

Used Bittware board

Input signal synchronization

Long time since I've played with PLD's.

FPGA VGA Controller for 8-bit computer

« 1 2 3 4 5 6 ... 141 »

Gowin M3 CPU usage with FPGA fabric

New FPGAs from Renesas

« 1 2 3 4 5 6 7  All »

Help with converting old PALs to GAL

Any clue with this HDMI IC Chip is = "TC9138A" (QFN package)?

Schematic for old QMTECH Zynq XC7Z010 Starter Kit

New Zynq based SOM

Good intros to FPGAs?

« 1 2 3 4  All »

newb question

SoC as alternative to STM32H7

« 1 2  All »

Turn off name mangling during Vivado behavioural simulation

Playing with old XC3000A + XACT 5.2.1... no pins assigned or routed

How to download ispVM System software version 17.7 (or later)?

BrianHG_DDR3_CONTROLLER open source DDR3 controller. NEW v1.60.

« 1 2 3 4 5 6 7  All »

Forcing usage of clock enable in MAX7000 CPLDs

Looking for instant on FPGA or CPLD for a current project

Reading a file in Verilog

The NEORV32 Risc-V Processor

« 1 2  All »

Verilog right shift help

FPGA high speed UDP stream and packet drops on PC

« 1 2  All »

Designing a FPGA board for a 90s SPARCstation...

Q on Verilog use of GPIO pins on Gowin Ministar EVB

Python Script to Verilog RTL

Lattice Diamond Reveal Analyzer cable connection problem

Devices containing repurposable FPGAs

Tang Nano 1K/4K/9K connecting LVDS LCD?

[SOLVED] JLlink, Quartus, LimeMini SDR: SDR not working after reflashing

where did all the lower end FPGAs go ??

« 1 2 3 4  All »

I need a small fpga with 2-4MB of RAM and nothing else

Using SPICE for signal integrity simulation

What is the standard procedure to design the power delivery network?

Programming (non-JTAG) MAX7000 devices

« 1 2 3 4 5  All »

Reducing Power Consumption of Lattice MachXO2

Programming Lattice MachXO2: "Password key required"?