FPGA

CPLD passthrough in ISE

Vivado net delay tuning

« 1 2  All »

Vintage Altera

Reasonably priced FPGA dev board that has RF i/o?

ISE v14.7 on Windows10, through VirtualBox emulation

XC6SLX150:: any eval "essential" board?

Advice on an FPGA project

« 1 2  All »

Error In Encoder (Verilog Code)

Long time since I've played with PLD's.

Help me choose a starter kit

PMIC for Z7020

Spec-ing ADC to interface with FPGA

113 and increasing weekly blogs on the Xilinx Zynq

VHDL Case Statement

« 1 2 3  All »

iCE40HX4K

Implementing Verilog designs in real hardware

Gating the clock

Stupid question - what does axis mean?

Derived clocks, best practices?

Critique of first design

Resources for learning FPGA

« 1 2 3  All »

Basys 3 Pmod Tips

Reset in Verilog isn't working as planned

Cyclone III EPC4 flash - programming off board

5V CPLD?

Intel to spin off FPGA biz

FPGA SPI Timer, help needed

FPGA text overlay on HDMI - can't meet timing

SerDes headache on Xilinx FPGA

« 1 2  All »

Altera 5M80Z CPLD programs ok but little current draw

Xilinx ISE on Ubuntu

Gowin IP simulation

« 1 2  All »

VCD to CSV Conversion

Vitis 2023.1 would fail to compile when I add a custom IP

4 Layer Board for ZYNQ and DDR3

« 1 2  All »

How can I kill this bug in my Data logger Code?

Dual port ram with different data widths

Arria 10 FPGA's in china

Memory mapped SPI Dual port Ram

how to decrypt Xilinx IPCORE source code