(1/121) > >>

[1] Should I use one big always block or several smaller ones?

[2] Best FPGA for the job - low-speed LVDS deserializer

[3] Planning/design/review for a 6-layer Xilinx Artix-7 board for DIY computer.

[4] Basys 3 Pmod Tips

[5] A 5V CPLD in 2023?

[6] Reset in Verilog isn't working as planned

[7] LPDDR4 memories

[8] Anyone else misses jtag_loader?

[9] timed state machines VHDL


[0] Up one level

[#] Next page

Go to full version
Powered by SMFPacks Advanced Attachments Uploader Mod