EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
JTAG simulation on Lattice MachXO2
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: JTAG simulation on Lattice MachXO2 (Read 1009 times)
0 Members and 1 Guest are viewing this topic.
netturan
Newbie
Posts: 3
Country:
JTAG simulation on Lattice MachXO2
«
on:
July 02, 2021, 10:55:07 am »
Anyone knows how I can simulate the JTAGF primitive (used for accessing the internal logic) found on the MachXO2 on a testbench ? I'm trying to use it to communicate and send data to the FPGA via JTAG.
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
JTAG simulation on Lattice MachXO2
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee