Author Topic: How to have a reset signal for a Sipeed/Tang verilog design?  (Read 2257 times)

0 Members and 1 Guest are viewing this topic.

Offline zaptaTopic starter

  • Super Contributor
  • ***
  • Posts: 6316
  • Country: 00
How to have a reset signal for a Sipeed/Tang verilog design?
« on: December 29, 2024, 04:31:39 am »
I would like to program Sipeed Tang 4K in verilog and am not sure where to get the system reset signal that resets the entire design. Does the FPGA or the board provide such signal?  If not, can I implement it myself?

The board documentation and schematic are here:

https://wiki.sipeed.com/hardware/en/tang/Tang-Nano-4K/Nano-4K.html

On an Latice ice40 board I implemented a reset generator, based on the fact that all registers start at zero state. Can I assume the same about the Gowin FPGA?

https://github.com/FPGAwars/apio-examples/blob/master/examples/alhambra-ii/bcd-counter/reset_gen.v
 

Offline vagran

  • Newbie
  • Posts: 4
  • Country: lt
Re: How to have a reset signal for a Sipeed/Tang verilog design?
« Reply #1 on: December 29, 2024, 03:28:03 pm »
I did not check for Tang, but many FPGAs synthesize `initial` block where you can explicitly assign initial values to registers.
 
The following users thanked this post: zapta



Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf