Author Topic: How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor  (Read 860 times)

0 Members and 1 Guest are viewing this topic.

Offline polarKaungTopic starter

  • Contributor
  • Posts: 24
  • Country: mm
How do i solve this problem. I can write a basic floating point header with these steps: sort, align, add, and normalize. But i am having trouble adding rounding feature. I do know how the general rounding works. But, not in VHDL.
 

Offline Daixiwen

  • Frequent Contributor
  • **
  • Posts: 367
  • Country: no
Is this an assignment you have? Why don't you show us the code you have written so far and the exact trouble that you have?
If it's not an assignment and you just need to do floating point operations in an FPGA, Quartus can generate IP blocks that do all the operations for you and fine tune them to your requirements. Just open the Megawizard.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf