EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor (Read 860 times)
0 Members and 1 Guest are viewing this topic.
polarKaung
Contributor
Posts: 24
Country:
How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor
«
on:
December 24, 2021, 03:24:05 pm »
How do i solve this problem. I can write a basic floating point header with these steps: sort, align, add, and normalize. But i am having trouble adding rounding feature. I do know how the general rounding works. But, not in VHDL.
Logged
Daixiwen
Frequent Contributor
Posts: 367
Country:
Re: How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor
«
Reply #1 on:
January 04, 2022, 10:35:57 am »
Is this an assignment you have? Why don't you show us the code you have written so far and the exact trouble that you have?
If it's not an assignment and you just need to do floating point operations in an FPGA, Quartus can generate IP blocks that do all the operations for you and fine tune them to your requirements. Just open the Megawizard.
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
FPGA
»
How to solve this FPGA Problem from Embedded SoPC Design with Nios II Processor
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee