Common mode of LVDS is always 1.25V, this is specified in the corresponding standard. What you think of is the bank voltage of the FPGA, some have LVDS IOs that can be powered e.g. with 1.8V, 2.5V, 3.3V, but nevertheless they will output a common mode of 1.25V.